NS16450/INS8250A/NS16C450/INS82C50A Asynchronous

Communications

Element

NS16450/INS8250A/NS16C450/INS82C50A Asynchronous Communications Element

General Description

The NS16450 is an improved specification version of the INS8250A Asynchronous Communications Element (ACE). The improved specifications ensure compatibility with the NS32016 and other state-of-the-art CPUs. Functionally, the NS16450 is equivalent to the INS8250A. The INS8250A is available in both 5V \pm 5% and 5V \pm 10% operating ranges. See ordering instructions on the last page. The ACE is fabricated using National Semiconductor's advanced scaled N-channel silicon-gate MOS process, XMOS.

The NS16C450 and INS82C50A are functionally equivalent to their XMOS counterparts, except that they are CMOS parts. (The CMOS parts will be available after June 1985.) It functions as a serial data input/output interface in a microcomputer system. The functional configuration of the ACE is programmed by the system software via a TRI-STATE® 8-bit bidirectional data bus; this includes the on-board baud rate generator.

The ACE performs serial-to-parallel conversion on data characters received from a peripheral device or a MODEM, and parallel-to-serial conversion on data characters received from the CPU. The CPU can read the complete status of the ACE at any time during the functional operation. Status information reported includes the type and condition of the transfer operations being performed by the ACE, as well as any error conditions (parity, overrun, framing, or break interrupt).


The ACE includes a programmable baud generator that is capable of dividing the timing reference clock input by divisors of 1 to (2¹⁶ – 1), and producing a 16 \times clock for driving the internal transmitter logic. Provisions are also included to use this 16 \times clock to drive the receiver logic. Also included in the ACE is a complete MODEM-control capability, and a processor-interrupt system that may be software tailored to the user's requirements to minimize the computing required to handle the communications link.

Features

- Easily interfaces to most popular microprocessors.
- Adds or deletes standard asynchronous communication bits (start, stop, and parity) to or from serial data stream.
- Full double buffering eliminates need for precise synchronization.
- Independently controlled transmit, receive, line status, and data set interrupts.
- Programmable baud generator allows division of any input clock by 1 to (2¹⁶ - 1) and generates the internal 16 × clock.
- Independent receiver clock input.
- MODEM control functions (CTS, RTS, DSR, DTR, RI, and DCD).
- Fully programmable serial-interface characteristics:
 - 5-, 6-, 7-, or 8-bit characters
 - Even, odd, or no-parity bit generation and detection
 - 1-, 11/2-, or 2-stop bit generation
 - Baud generation (DC to 56k baud).
- False start bit detection.
- Complete status reporting capabilities.
- TRI-STATE TTL drive capabilities for bidirectional data bus and control bus.
- Line break generation and detection.
- Internal diagnostic capabilities:
 - Loopback controls for communications link fault isolation
- Break, parity, overrun, framing error simulation.
- Full prioritized interrupt system controls.

TRI-STATE® is a registered trademark of National Semiconductor Corp.

Basic Configuration



TL/C/8401-1

Absolute Maximum Ratings

Temperature Under Bias Storage Temperature 0°C to +70°C -65°C to +150°C

All Input or Output Voltages

with Respect to Vss

-0.5V to +7.0V

Note: Maximum ratings indicate limits beyond which permanent damage may occur. Continuous operation at these limits is not intended and should be limited to those conditions specified under DC electrical characteristics.

Power Dissipation

700 mW

DC Electrical Characteristics

 $T_A = 0$ °C to +70°C, $V_{CC} = +5V \pm 5$ %, $V_{SS} = 0$ V, unless otherwise specified.

Symbol	Parameter	Conditions		6450 0 (Note 1)		0A,AWN IA (Note 1)	Units
		<u> </u>	Min	Max	Min	Max	
V _{ILX}	Clock input Low Voltage		-0.5	0.8	-0.5	0.8	٧
V _{IHX}	Clock Input High Voltage		2.0	Vcc	2.0	V _{CC}	V
VIL	Input Low Voltage		-0.5	0.8	-0.5	0.8	٧
V _{IH}	Input High Voltage		2.0	V _{CC}	2.0	V _{CC}	V
V_{OL}	Output Low Voltage	I _{OL} = 1.6 mA on all *		0.4		0.4	V
V _{OH}	Output High Voltage	I _{OH} = -1.0 mA *	2.4		2.4		V
I _{CC} (AV)	Avg. Power Supply Current (V _{CC})	V _{CC} = 5.25V, T _A = 25°C No Loads on output SIN, DSR, RLSD, CTS, RI = 2.0V All other inputs = 0.8V		120		95	mA
Icc(AV)	Avg. Power Supply Current (V _{CC}) CMOS Parts Only	V _{CC} = 5.25V, T _A = 25°C No Loads on output SIN, DSR, RLSD, CTS, RI = 2.0V All other inputs = 0.8V Baud Rate Generator is 4 MHz Baud Rate is 56k		10		10	mA
l _{IL}	Input Leakge	$V_{CC} = 5.25V, V_{SS} = 0V$		± 10		± 10	μΑ
ICL	Clock Leakage	All other pins floating. $V_{IN} = 0V, 5.25V$		±10		±10	μА
loz	TRI-STATE Leakage	V _{CC} = 5.25V, V _{SS} = 0V V _{OUT} = 0V, 5.25V 1) Chip deselected 2) WRITE mode, chip selected		±20		±20	μА
VILMR	MR Schmitt VIL			0.8		0.8	V
VIHMR	MR Schmitt VIH		2.0		2.0		V

^{*} Does not apply to XTAL2

Capacitance $T_A = 25^{\circ}C$, $V_{CC} = V_{SS} = 0V$

Symbol	Parameter	Conditions	Min	Typ	Max	Units
C _{XTAL2}	Clock Input Capacitance			15	20	pF
C _{XTAL1}	Clock Output Capacitance	f _c = 1 MHz		20	30	pF
C _{IN}	Input Capacitance	Unmeasured pins		6	10	pF
Cour	Output Capacitance	returned to V _{SS}		10	20	pF

Symbol	Parameter	Conditions		6450 0 (Note 1)	INS825 INS82C5	Units	
oybo.	i chamber	o o i i di i di i di i di i di i di i d	Min	Max	Min	Max	
t _{AW}	Address Strobe Width		60		90		ns
t _{AS}	Address Setup Time		60		90		ns
t _{AH}	Address Hold Time		0		0	-	ns
tcs	Chip Select Setup Time		60		90		ns
t _{CH}	Chip Select Hold Time		0		0		ns
t _{DIW}	DISTR/DISTR Strobe Width		125		175		ns
t _{RC}	Ready Cycle Delay		175		500		ns
RC	Ready Cycle = tAR+ + tDIW + tRC		360		755		ns
t _{DD}	DISTR/DISTR to Driver Disable Delay	@100 pF loading***		60		75	ns
t _{DDD}	Delay from DISTR/DISTR to Data	@100 pF loading		125		175	ns
t _{HZ}	DISTR/DISTR to Floating Data Delay	@100 pF loading***	0	100	100	-	ns
tDOW	DOSTR/DOSTR Strobe Width		100		175		ns
twc	Write Cycle Delay		200	_	500		ns
WC	Write Cycle = t _{AW} + t _{DOW} + t _{WC}		360		755		ns
t _{DS}	Data Setup Time		40		90		ns
t _{DH}	Data Hold Time		40		60		ns
t _{CSC} *	Chip Select Output Delay from Select	@100 pF loading		100		125	ns
t _{RA} *	Address Hold Time from DISTR/DISTR		20		20		ns
t _{RCS} *	Chip Select Hold Time from DISTR/DISTR		20		20		ns
t _{AR} *	DISTR/DISTR Delay from Address		60	ļ — —	80		ns
tcsr*	DISTR/DISTR Delay from Chip Select		50		80		ns
twa*	Address Hold Time from DOSTR/DOSTR		20		20		ns
twcs*	Chip Select Hold Time from DOSTR/DOSTR		20		20		ns
t _{AW} *	DOSTR/DOSTR Delay from Address		60		80		ns
t _{CSW} *	DOSTR/DOSTR Delay from Select		50		80		ns
t _{MRW}	Master Reset Pulse Width		5		10		μs
t _{XH}	Duration of Clock High Pulse	External Clock (3.1 MHz Max.)	140		140		ns
t _{XL}	Duration of Clock Low Pulse	External Clock (3.1 MHz Max.)	140		140		ns
Baud G	enerator						
N	Baud Divisor		1	216-1	1	2 ¹⁶ -1	
t _{BLD}	Baud Output Negative Edge Delay	100 pF Load		125		250	ns
t _{BHD}	Baud Output Positive Edge Delay	100 pF Load		125		250	ns
t _{LW}	Baud Output Down Time	f _X = 2 MHz, ÷ 2, 100 pF Load	425		425		ns
t _{HW}	Baud Output Up Time	f _X = 3 MHz, ÷ 3, 100 pF Load	330		330	_	ns
Receive	er						
tsco	Delay from RCLK to Sample Time		1	2		2	μs
t _{SINT}	Delay from Stop to Set Interrupt		1	1	1	1	RCLK*
tRINT	Delay from DISTR/DISTR (RD RBR/RDLSR) to Reset Interrupt	100 pF Load		1		1	μs

^{*}Applicable only when ADS is tied low.

**RCLK is equal to t_{XH} and t_{XL}


***Charge and discharge time is determined by V_{OL}, V_{OH} and the external loading.

Note 1: All specifications for CMOS parts are preliminary.

AC E	lectrical Characteristics (Cor	ntinued)					
Symbol	Parameter	Conditions	NS16450 NS16C450 (Note 1)		INS8250A,AWN INS82C50A (Note 1)		Units
			Min	Max	Min	Max	<u>l</u>
rånsm	ter						
tHR	Delay from DOSTR/DOSTR (WR THR) to Reset Interrupt	100 pF Load	-	175		1000	ns
t _{IRS}	Delay from Initial INTR Reset to Transmit Start		8	24	8	24	RCLK Cycles
tsı	Delay from Initial Write to Interrupt		16	32	16	32	RCLK Cycles
[†] STI	Delay from Stop to Interrupt (THRE)		8	8	8	8	RCLK Cycles
t _{IR}	Delay from DISTR/DISTR (RD IIR) to Reset Interrupt (THRE)	100 pF Load		250		1000	ns
Modem (Control						
t _{MDO}	Delay from DOSTR/DOSTR (WR MCR) to Output	100 pF Load		200		1000	ns
t _{SIM}	Delay to Set Interrupt from MODEM Input	100 pF Load				1000	ns
t _{RIM}	Delay to Reset Interrupt from DISTR/DISTR (RD MSR)	100 pF Load		250		1000	ns


Note 1: All specifications for CMOS parts are preliminary.

Timing Waveforms (All timings are referenced to valid 0 and valid 1)





External Clock Input (3.1 MHz Max.)

AC Test Points



BAUDOUT Timing






*Applicable Only When ADS is Tied Low.


VALID DATA

TL/C/8401-6

- 1000 -



Block Diagram



TL/C/8401-10

Note: Applicable pinout numbers are included within parenthesis

Functional Pin Description

The following describes the function of all NS16450, NS16C450 and INS8250A, INS82C50A input and output pins. Some of these descriptions reference internal circuits. Note: In the following descriptions, a low represents a logic 0 (0V nominal) and a high represents a logic 1 (+2.4V nominal).

INPUT SIGNALS

Chip Select (CS0, CS1, CS2), Pins 12-14; When CS0 and CS1 are high and CS2 is low, the chip is selected. Chip selection is complete when the decoded chip select signal is latched with an active (low) Address Strobe (ADS) input. This enables communication between the ACE and the

Data Input Strobe (DISTR, DISTR), Pins 22 and 21: When DISTR is high or DISTR is low while the chip is selected, it allows the CPU to read status information or data from a selected register of the ACE.

Note: Only an active DISTR or DISTR input is required to transfer data from the ACE during a read operation. Therefore, tie either the DISTR input permanently low or the DISTR input permanently high, if not used.

Data Output Strobe (DOSTR, DOSTR), Plns 19 and 18; When DOSTR is high or DOSTR is low while the chip is selected, allows the CPU to write data or control words into a selected register of the ACE.

Note: Only an active DOSTR or DOSTR input is required to transfer data to the ACE during a write operation. Therefore, tie either the DOSTR input permanently low or the DOSTR input permanently high, if not used.

Address Strobe (ADS), Pin 25: When low, provides latching for the Register Select (A0, A1, A2) and Chip Select (CS0, CS1, CS2) signals.

Note: An active \overline{ADS} input is required when the Register Select (A0, A1, A2) signals are not stable for the duration of a read or write operation. If not required, tie the \overline{ADS} input permanently low.

Register Select (A0, A1, A2), Plns 26–28: These three inputs are used during a read or write operation to select an ACE register to read from or write into as indicated in the table below. Note that the state of the Divisor Latch Access Bit (DLAB), which is the most significant bit of the Line Control Register, affects the selection of certain INS8250A registers. The DLAB must be set high by the system software to access the Baud Generator Divisor Latches.

Functional Pin Description (Continued)

DLAB	A ₂	A ₁	A ₀	Register	
0	0	0	0	Receiver Buffer (read),	
(1	'		Transmitter Holding	
1				Register (write)	
0	0	0	1	Interrupt Enable	
X	0	1	0	Interrupt Identification	
'				(read only)	
X	0	1	1	Line Control	
_ x	1	0	0	MODEM Control	
X	1	0	1	Line Status	
X	1	1	0	MODEM Status	
X	1	1	1	Scratch	
1	0	0	0	Divisor Latch	
				(least significant byte)	
1	0	0	1	Divisor Latch	
				(most significant byte)	

Master Reset (MR), Pln 35: This input is buffered with a TTL-compatible Schmitt Trigger with 0.5V typical hysteresis. When high, it clears all the registers (except the Receiver Buffer, Transmitter Holding, and Divisor Latches), and the control logic of the ACE. Also, the state of various output signals (SOUT, INTRPT, OUT 1, OUT 2, RTS, DTR) are affected by an active MR input. (Refer to Table I.)

Receiver Clock (RCLK), Pln 9: This input is the 16 \times baud rate clock for the receiver section of the chip.

Serial Input (SIN), Pin 10: Serial data input from the communications link (peripheral device, MODEM, or data set).

Clear to Send (CTS), PIn 36: The CTS signal is a MODEM control function input whose conditions can be tested by the CPU by reading bit 4 (CTS) of the MODEM Status Register. Bit 0 (DCTS) of the MODEM Status Register indicates whether the CTS input has changed state since the previous reading of the MODEM Status Register. CTS has no effect on the Transmitter.

Note: Whenever the CTS bit of the MODEM Status Register changes state, an interrupt is generated if the MODEM Status Interrupt is enabled.

Data Set Ready (DSR), Pln 37: When low, this indicates that the MODEM or data set is ready to establish the communications link and transfer data with the ACE. The DSR signal is a MODEM-control function input whose condition can be tested by the CPU by reading bit 5 (DSR) of the MODEM Status Register. Bit 1 (DDSR) of the MODEM Status Register indicates whether the DSR input has changed state since the previous reading of the MODEM Status Register.

Note: Whenever the DSR bit of the MODEM Status Register changes state, an interrupt is generated if the MODEM Status Interrupt is enabled.

Data Carrier Detect (DCD), PIn 38: When low, indicates that the data carrier has been detected by the MODEM or data set. The DCD signal is a MODEM-control function input whose condition can be tested by the CPU by reading bit 7 (DCD) of the MODEM Status Register. Bit 3 (DDCD) of the MODEM Status Register whether the DCD input has changed state since the previous reading of the MODEM Status Register. DCD has no effect on the receiver.

Note: Whenever the DCD bit of the MODEM Status Register changes state, an interrupt is generated if the MODEM Status Interrupt is enabled.

Ring Indicator (RI), Pin 39: When low, indicates that a telephone ringing signal has been received by the MODEM or data set. The RI signal is a MODEM-control function input whose condition can be tested by the CPU by reading bit 6 (RI) of the MODEM Status Register. Bit 2 (TERI) of the MODEM Status Register the RI input has changed from a low to a high state since the previous reading of the MODEM Status Register.

Note: Whenever the RI bit of the MODEM Status Register changes from a high to a low state, an interrupt is generated if the MODEM Status Register is enabled

Vcc, Pin 40: +5V supply.

Vss, Pin 20: Ground (0V) reference.

OUTPUT SIGNALS

Data Terminal Ready (DTR), Pin 33: When low, informs the MODEM or data set that the ACE is ready to communicate. The DTR output signal can be set to an active low by programming bit 0 (DTR) of the MODEM Control Register to a high level. The DTR signal is set high upon a Master Reset operation. The DTR signal is forced to its inactive state (high) during loop mode operation.

Request to Send (RTS), Pin 32: When low, informs the MODEM or data set that the ACE is ready to transmit data. The RTS output signal can be set to an active low by programming bit 1 (RTS) of the MODEM Control Register. The RTS signal is set high upon a Master Reset operation. The RTS signal is forced to its inactive state (high) during loop mode operation.

Output 1 (OUT 1), Pin 34: User-designated output that can be set to an active low by programming bit 2 (OUT 1) of the MODEM Control Register to a high level. The OUT 1 signal is set high upon a Master Reset Operation. The OUT 1 signal is forced to its inactive state (high) during loop mode operation.

Output 2 (OUT 2), Pin 31: User-designated output that can be set to an active low by programming bit 3 (OUT 2) of the MODEM Control Register to a high level. The OUT 2 signal is set high upon a Master Reset Operation. The OUT 2 signal is forced to its inactive state (high) during loop mode operation.

Chip Select Out (CSOUT), Pin 24: When high, indicates that the chip has been selected by active, CSO, CS1, and CS2 inputs. No data transfer can be initiated until the CSOUT signal is a logic 1. CSOUT goes low when chip is deselected.

Driver Disable (DDIS), Pin 23: Goes low whenever the CPU is reading data from the ACE. A high-level DDIS output can be used to disable an external transceiver (if used between the CPU and ACE on the D_7 – D_0 Data Bus) at all times, except when the CPU is reading data.

Baud Out (BAUDOUT), Pln 15: 16 \times clock signal for the transmitter section of the ACE. The clock rate is equal to the main reference oscillator frequency divided by the specified divisor in the Baud Generator Divisor Latches. The $\overline{\text{BAUDOUT}}$ may also be used for the receiver section by tying this output to the RCLK input of the chip.


Functional Pin Description (Continued)

Interrupt (INTRPT), Pln 30: Goes high whenever any one of the following interrupt types has an active high condition and is enabled via the IER: Receiver Error Flag; Received Data Available; Transmitter Holding Register Empty; and MODEM Status. The INTRPT signal is reset low upon the appropriate interrupt service or a Master Reset operation.

Serial Output (SOUT), Pln 11: Composite serial data output to the communications link (peripheral, MODEM or data set). The SOUT signal is set to the Marking (logic 1) state upon a Master Reset operation.

Connection Diagrams

Dual-In-Line Package




Top View

INPUT/OUTPUT SIGNALS

Data (D_7 – D_0) **Bus, Pins** 1–8: This bus comprises eight TRI-STATE input/output lines. The bus provides bidirectional communications between the ACE and the CPU. Data, control words, and status information are transferred via the D_7 – D_0 Data Bus.

External Clock Input/Output (XTAL 1, XTAL 2) Pins 16 and 17: These two pins connect the main timing reference (crystal or signal clock) to the ACE.



TL/C/8401-18

TABLE I. ACE Reset Functions

TL/C/8401-11

Register/Signal	Reset Control	Reset State
Interrupt Enable Register	Master Reset	All Bits Low (0-3 forced and 4-7 permanent)
Interrupt Identification Register	Master Reset	Bit 0 is High, Bits 1 and 2 Low Bits 3-7 are Permanently Low
Line Control Register	Master Reset	All Bits Low
MODEM Control Register	Master Reset	All Bits Low
Line Status Register	Master Reset	All Bits Low, Except Bits 5 and 6 are High
MODEM Status Register	Master Reset	Bits 0-3 Low Bits 4-7—Input Signal
SOUT	Master Reset	High
INTRPT (RCVR Errs)	Read LSR/MR	Low
INTRPT (RCVR Data Ready)	Read RBR/MR	Low
INTRPT (THRE)	Read I/R/Write THR/MR	Low
INTRPT (Modern Status Changes)	Read MSR/MR	Low
OUT 2	Master Reset	High
RTS	Master Reset	High
DTR	Master Reset	High
OUT 1	Master Reset	High

Accessible Registers

The system programmer may access or control any of the ACE registers summarized in Table II via the CPU. These registers are used to control ACE operations and to transmit and receive data.

LINE CONTROL REGISTER

The system programmer specifies the format of the asynchronous data communications exchange via the Line Control Register. In addition to controlling the format, the programmer may retreive the contents of the Line Control Register for inspection. This feature simplifies system programming and eliminates the need for separate storage in system memory of the line characteristics. The contents of the Line Control Register are indicated in Table II and are described below.

Bits 0 and 1: These two bits specify the number of bits in each transmitted or received serial character. The encoding of bits 0 and 1 is as follows:

		Word Longin
0	0	5 Bits
0	1	6 Bits
1	l o '	7 Bits
1	1	8 Bits

Bit 2: This bit specifies the number of Stop bits in each transmitted character. If bit 2 is a logic 0, one Stop bit is generated in the transmitted data. If bit 2 is a logic 1 when a 5-bit word length is selected via bits 0 and 1, one and a

Table II. Summary of Accessible Registers

	Register Address										
	0 DLAB=0	0 DLAB=0	1 DLAB = 0	2	3	4	5	6	7	0 DLAB = 1	1 DLAB=
Bit No.	Receiver Buffer Register (Read Only)	Transmitter Holding Register (Write Only)	Interrupt Enable Register	interrupt ident. Register (Read Only)	Line Control Register	MODEM Control Register	Line Status Register	MODEM Status Register	Scratch Reg- ister	Divisor Latch (LS)	Latch (MS)
	RBR	THR	IER	IIR	LCR	MCR	LSR	MSR	SCR	DLL	DLM
0	Data Bit 0*	Data Bit 0	Enable Received Data Available Interrupt (ERBFI)	"0" if Interrupt Pending	Word Length Select Bit 0 (WLS0)	Data Terminal Ready (DTR)	Data Ready (DR)	Delta Clear to Send (DCTS)	Bit 0	Bit 0	Bit 8
1	Data Bit 1	Data Bit 1	Enable Transmitter Holding Register Empty Interrupt (ETBEI)	Interrupt ID Bit (0)	Word Length Select Bit 1 (WLS1)	Request to Send (RTS)	Overrun Error (OE)	Delta Data Set Ready (DDSR)	Bit 1	Bit 1	Bit 9
2	Data Bit 2	Data Bit 2	Enable Receiver Line Status Interrupt (ELSI)	Interrupt ID Bit (1)	Number of Stop Bits (STB)	Out 1	Parity Error (PE)	Trailing Edge Ring Indicator (TERI)	Bit 2	Bit 2	Bit 10
3	Data Bit 3	Data Bit 3	Enable MODEM Status Interrupt (EDSSI)	0	Parity Enable (PEN)	Out 2	Framing Error (FE)	Delta Data Carrier Detect (DDCD)	Bit 3	Bit 3	Bit 11
4	Data Bit 4	Data Bit 4	0	0	Even Parity Select (EPS)	Loop	Break Interrupt (BI)	Clear to Send (CTS)	Bit 4	Bit 4	Bit 12
5	Data Bit 5	Data Bit 5	0	0	Stick Parity	0	Transmitter Holding Register (THRE)	Data Set Ready (DSR)	Bit 5	Bit 5	Bit 13
6	Data Bit 6	Data Bit 6	0	0	Set Break	0	Transmitter Empty (TEMT)	Ring Indicator (RI)	Bit 6	Bit 6	Bit 14
7	Data Bit 7	Data Bit 7	0	0	Divisor Latch Access Bit (DLAB)	0	0	Data Carrier Detect (DCD)	Bit 7	Bit 7	Bit 15

half Stop bits are generated. If bit 2 is a logic 1 when either a 6-, 7-, or 8-bit word length is selected, two Stop bits are generated. The Receiver checks the first Stop-bit only, regardless of the number of Stop bits selected.

Bit 3: This bit is the Parity Enable bit. When bit 3 is a logic 1, a Parity bit is generated (transmit data) or checked (receive data) between the last data word bit and Stop bit of the serial data. (The Parity bit is used to produce an even or odd number of 1s when the data word bits and the Parity bit are summed.)

Bit 4: This bit is the Even Parity Select bit. When bit 3 is a logic 1 and bit 4 is a logic 0, an odd number of logic 1s is transmitted or checked in the data word bits and Parity bit. When bit 3 is a logic 1 and bit 4 is a logic 1, an even number of logic 1s is transmitted or checked.

Bit 5: This bit is the Stick Parity bit. When bits 3, 4 and 5 are logic 1 the Parity bit is transmitted and checked by the receiver as a logic 0. If bits 3 and 5 are 1 and bit 4 is a logic 0 then the Parity bit is transmitted as a 0.

Bit 6: This bit is the Break Control bit. When it is set to a logic 1, the serial output (SOUT) is forced to the Spacing (logic 0) state. The break is disabled by setting bit 6 to a logic 0. The Break Control bit acts only on SOUT and has no effect on the transmitter logic.

Note: This feature enables the CPU to alert a terminal in a computer communications system. If the following sequence is followed, no erroneous or extraneous characters will be transmitted because of the break.

- 1. Load an all 0s, pad character, in response to THRE.
- 2. Set break after the next THRE.
- Wait for the transmitter to be idle, (TEMT = 1), and clear break when normal transmission has to be restored.


During the break, the Transmitter can be used as a character timer to accurately establish the break duration.

Bit 7: This bit is the Divisor Latch Access Bit (DLAB). It must be set high (logic 1) to access the Divisor Latches of the Baud Generator during a Read or Write operation. It must be set low (logic 0) to access the Receiver Buffer, the Transmitter Holding Register, or the Interrupt Enable Register.


Table III. Baud Rates Using 1.8432 MHz Crystal

	The state of the s									
	Desired Baud Rate	Divisor Used to Generate 16 x Clock	Percent Error Difference Between Desired and Actual							
ı	50	2304	_							
	75	1536								
	110	1047	0.026							
	134.5	857	0.058							
	150	768	_							
	300	384	_							
Ì	600	192	i –							
	1200	96	_							
1	1800	64	-							
	2000	58	0.69							
1	2 400	48								
ı	3600	32	<u> </u>							
	4800	24								
Į	7 2 00	16	_							
	9600	12	_							
ı	19200	6	_							
	38400	3	_							
	56000	2	2.86							

Typical Clock Circuits



TL/C/8401-12



TL/C/8401-13

Typical Crystal Oscillator Network

CRYSTAL	Rp	R _{X2}	C ₁	C ₂
3.1 MHz	1 ΜΩ	1.5k	10-30 pF	40-60 pF
1.8 MHz	1 ΜΩ	1.5k	10-30 pF	40-60 pF

Table IV. Baud Rates Using 3.072 MHz Crystal

Table 177 Data Hates Colling Store Intrie Crystal									
Desired Baud Rate	Divisor Used to Generate 16 x Clock	Percent Error Difference Between Desired and Actual							
50	3840								
75	2560	_							
110	1745	0.026							
134.5	1428	0.034							
150	1280								
300	640	_							
600	320	_							
1200	160	_							
1800	107	0.312							
2000	96	_							
2400	80	-							
3600	53	0.628							
4800	40	_							
7200	27	1.23							
9600	20	_							
19200	10	_							
38400	5	_							

PROGRAMMABLE BAUD GENERATOR

The ACE contains a programmable Baud Generator that is capable of taking any clock input (DC to 3.1 MHz) and dividing it by any divisor from 1 to $2^{16}-1$). The output frequency of the Baud Generator is $16 \times$ the Baud [divisor # = (frequency input) \div (baud rate \times 16)]. Two 8-bit latches store the divisor in a 16-bit binary format. These Divisor Latches must be loaded during initialization in order to ensure desired operation of the Baud Generator. Upon loading either of the Divisor Latches, a 16-bit Baud counter is immediately loaded. This prevents long counts on initial load.

Tables III and IV illustrate the use of the Baud Generator with crystal frequencies of 1.8432 MHz and 3.072 MHz respectively. For baud rates of 38400 and below, the error obtained is minimal. The accuracy of the desired baud rate is dependent on the crystal frequency chosen.

Note: The maximum operating frequency of the Baud Generator is 3.1 MHz. However, when using divisors of 3 and below, the maximum frequency is equal to the divisor in MHz. For example, if the divisor is 1, then the maximum frequency is 1 MHz. In no case should the date rate be greater than 56k Baud.

LINE STATUS REGISTER

This 8-bit register provides status information to the CPU concerning the data transfer. The contents of the Line Status Register are indicated in Table 2 and are described below.

Bit 0: This bit is the receiver Data Ready (DR) indicator. Bit 0 is set to a logic 1 whenever a complete incoming character has been received and transferred into the Receiver Buffer Register. Bit 0 is reset to a logic 0 by reading the data in the Receiver Buffer Register.

Bit 1: This bit is the Overrun Error (OE) indicator. Bit 1 indicates that data in the Receiver Buffer Register was not read by the CPU before the next character was transferred into the Receiver Buffer Register, thereby destroying the previous character. The OE indicator is reset whenever the CPU reads the contents of the Line Status Register.

Bit 2: This bit is the Parity Error (PE) indicator. Bit 2 indicates that the received data character does not have the correct even or odd parity, as selected by the even-parity-select bit. The PE bit is set to a logic 1 upon detection of a parity error and is reset to a logic 0 whenever the CPU reads the contents of the Line Status Register.

Bit 3: This bit is the Framing Error (FE) indicator. Bit 3 indicates that the received character did not have a valid Stop bit. Bit 3 is set to a logic 1 whenever the Stop bit following the last data bit or parity bit is detected as a zero bit (Spacing level). The FE indicator is reset whenever the CPU reads the contents of the Line Status indicator.

Bit 4: This bit is the Break Interrupt (BI) indicator. Bit 4 is set to a logic 1 whenever the received data input is held in the Spacing (logic 0) state for longer than a full word transmission time (that is, the total time of Start bit + data bits + Parity + Stop bits). The BI indicator is reset whenever the CPU reads the contents of the Line Status indicator.

Note: Bits 1 through 4 are the error conditions that produce a Receiver Line Status interrupt whenever any of the corresponding conditions are detected.

Bit 5: The bit is the Transmitter Holding Register Empty (THRE) indicator. Bit 5 indicates that the ACE is ready to accept a new character for transmission. In addition, this bit causes the ACE to issue an interrupt to the CPU when the Transmit Holding Register Empty Interrupt enable is set high. The THRE bit is set to a logic 1 when a character is transferred from the Transmitter Holding Register into the Transmitter Shift Register. The bit is reset to logic 0 concurrently with the loading of the Transmitter Holding Register by the CPU.

Bit 6: This bit is the Transmitter Empty (TEMT) indicator. Bit 6 is set to a logic 1 whenever the Transmitter Holding Register (THR) and the Transmitter Shift Register (TSR) are both empty. It is reset to a logic 0 whenever either the THR or TSR contains a data character.

Bit 7: This bit is permanently set to logic 0.

Note: The Line Status Register is intended for read operations only. Writing to this register is not recommended as this operation is used for factory testing.

TABLE V. Interrupt Control Functions

Interru	upt Identif Register			Interrupt			
Bit 2	Bit 2 Bit 1		Priority Level	Interrupt Type	Interrupt Source	Interrupt Reset Contro	
0	0	1		None	None	<u></u>	
1	1	0	Highest	Receiver Line Status	Overrun Error or Parity Error or Framing Error or Break Interrupt	Reading the Line Status Register	
1	0	0	Second	Received Data Available	Receiver Data Available	Reading the Receiver Buffer Register	
0	1	0	Third	Transmitter Holding Register Empty	Transmitter Holding Register Empty	Reading the IIR Register (if source of interrupt) or Writing into the Trans- mitter Holding Register	
0	0	0	Fourth	MODEM Status	Clear to Send or Data Set Ready or Ring Indicator or Data Carrier Detect	Reading the MODEM Status Register	

INTERRUPT IDENTIFICATION REGISTER

The ACE has an on-chip interrupt capability that allows for flexibility in interfacing popular microprocessors presently available. In order to provide minimum software overhead during data character transfers, the ACE prioritizes interrupts into four levels. The four levels of interrupt conditions are as follows: Receiver Line Status (priority 1); Received Data Ready (priority 2); Transmitter Holding Register Empty (priority 3); and MODEM Status (priority 4).

Information indicating that a prioritized interrupt is pending and the type of that interrupt are stored in the Interrupt Identification Register (IIR). When addressed during chip-select time, the IIR freezes the highest priority interrupt pending and no other interrupts are acknowledged until the particular interrupt is serviced by the CPU. The contents of the IIR are indicated in Table II and are described below.

Bit 0: This bit can be used in either a hardwired prioritized or polled environment to indicate whether an interrupt is pending. When bit 0 is a logic 0, an interrupt is pending and the IIR contents may be used as a pointer to the appropriate interrupt service routine. When bit 0 is a logic 1, no interrupt is pending and polling (if used) continues.

Bits 1 and 2: These two bits of the IIR are used to identify the highest priority interrupt pending as indicated in Table V.

Bits 3 through 7: These five bits of the IIR are always logic 0.

INTERRUPT ENABLE REGISTER

This 8-bit register enables the four types of interrupts of the ACE to separately activate the chip interrupt (INTRPT) output signal. It is possible to totally disable the interrupt system by resetting bits 0 through 3 of the Interrupt Enable Register. Similarly, by setting the appropriate bits of this register to a logic 1, selected interrupts can be enabled. Disabling the interrupt system inhibits the Interrupt Identification Register and the active (high) INTRPT output from the chip. All other system functions operate in their normal manner, including the setting of the Line Status and MODEM Status Registers. The contents of the Interrupt Enable Register are indicated in Table III and are described below.

Bit 0: This bit enables the Received Data Available Interrupt when set to logic 1.

Bit 1: This bit enables the Transmitter Holding Register Empty Interrupt when set to logic 1.

Bit 2: This bit enables the Receiver Line Status Interrupt when set to logic 1.

Bit 3: This bit enables the MODEM Status Interrupt when set to logic 1.

Bits 4 through 7: These four bits are always logic 0.

MODEM CONTROL REGISTER

This 8-bit register controls the interface with the MODEM or data set (or a peripheral device emulating a MODEM). The contents of the MODEM Control Register are indicated in Table II and are described below.

Bit 0: This bit controls the Data Terminal Ready (DTR) output. When bit 0 is set to a logic 1, the DTR output is forced to a logic 0. When bit 0 is reset to a logic 0, the DTR output is forced to a logic 1.

Note: The DTR output of the ACE may be applied to an EIA inverting line driver (such as the DS1488) to obtain the proper polenty input at the succeeding MODEM or data set.

Bit 1: This bit controls the Request to Send RTS) output. Bit 1 affects the RTS output in a manner identical to that described above for bit 0.

Bit 2: This bit controls the Output 1 (OUT 1) signal, which is an auxiliary user-designated output. Bit 2 affects the OUT 1 output in a manner identical to that described above for bit 0.

Bit 3: This bit controls the Output 2 (OUT 2) signal, which is an auxiliary user-designated output. Bit 3 affects the OUT 2 output in a manner identical to that described above for bit 0

Bit 4: This bit provides a local loopback feature for diagnostic testing of the ACE. When bit 4 is set to logic 1, the following occur: the transmitter Serial Output (SOUT) is set to the Marking (logic 1) state; the receiver Serial Input (SIN) is disconnected; the output of the Transmitter Shift Register is "looped back" into the Receiver Shift Register input; the four MODEM Control inputs (CTS, DSR, DCD, and Ri) are disconnected; and the four MODEM Control outputs (DTR, RTS, OUT 1, and OUT 2) are internally connected to the four MODEM Control output pins are forced to their inactive state (high). In the diagnostic mode, data that is transmitted is immediately received. This feature allows the processor to verify the transmitt-and received-data paths of the ACE.

In the diagnostic mode, the receiver and transmitter interrupts are fully operational. The MODEM Control Interrupts are also operational, but the interrupts' sources are now the lower four bits of the MODEM Control Register instead of the four MODEM Control inputs. The interrupts are still controlled by the Interrupt Enable Register.

Bits 5 through 7: These bits are permanently set to logic 0.

MODEM STATUS REGISTER

This 8-bit register provides the current state of the control lines from the MODEM (or peripheral device) to the CPU. In addition to this current-state information, four bits of the MODEM Status Register provide change information. These bits are set to a logic 1 whenever a control input from the MODEM changes state. They are reset to logic 0 whenever the CPU reads the MODEM Status Register.

The contents of the MODEM Status Register are indicated in Table II and are described below.

Bit 0: This bit is the Delta Clear to Send (DCTS) indicator. Bit 0 indicates that the \overline{CTS} input to the chip has changed

STATE SINCE HAS last time it was read by the CPU.

Bit 1: This bit is the Delta Data Set Ready (DDSR) indicator. Bit 1 indicates that the $\overline{\rm DSR}$ input to the chip has changed state since the last time it was read by the CPU.

Bit 2: This bit is the Trailing Edge of Ring Indicator (TERI) detector. Bit 2 indicates that the $\widehat{\rm Ri}$ input to the chip has changed from a low to a high state.

Bit 3: This bit is the Delta Data Carrier Detect (DDCD) indicator. Bit 3 indicates that the DCD input to the chip has changed state.

Note: Whenever bit 0, 1, 2, or 3 is set to logic 1, a MODEM Status Interrupt is generated.

Bit 4: This bit is the complement of the Clear to Send (CTS) input. If bit 4 (loop) of the MCR is set to a 1, this bit is equivalent to RTS in the MCR.

Bit 5: This bit is the complement of the Data Set Ready (DSR) input. If bit 4 of the MCR is set to a 1, this bit is

aduivalant of DTA in the UCA

Bit 6: This bit is the complement of the Ring Indicator (RI) input. If bit 4 of the MCR is set to a 1, this bit is equivalent to OUT 1 in the MCR.


Bit 7: This bit is the complement of the Data Carrier Detect (DCD) input. If bit 4 of the MCR is set to a 1, this bit is equivalent to OUT 2 of the MCR.

SCRATCHPAD REGISTER

This 8-bit Read/Write Register does not control the ACE in any way. It is intended as a scratchpad register to be used by the programmer to hold data temporarily.

Typical Applications


This shows the basic connections of an NS 16450 to an NS32016 CPU




TL/C/8401-14

Typical Applications (Continued)


This shows the basic connections of an INS8250A to an 8088 CPU



Typical Interface for a **High-Capacity Data Bus**



Typical Supply Current vs. Temperature, Normalized



TL/C/8401-17

Ordering Information


Order Number	Description
Plastic Dip Package	
NS16450N)	
or }	high speed part
NS-16450N	
INS8250AN	$V_{CC} = 5V \pm 5\%$
INS8250AWN	$V_{CC} = 5V \pm 10\%$
NS16C450N*	CMOS high speed part
INS82C50AN*	CMOS $V_{CC} = 5V \pm 5\%$
Plastic Chip Carrier Package	
NS16450V	
or }	high speed part
NS-16450V	
INS8250A	$V_{CC} = 5V \pm 5\%$
NS16C450V*	CMOS high speed part
INS82C50AV*	CMOS $V_{CC} = 5V \pm 5\%$

Physical Dimensions inches (millimeters) (Continued) 0.526 (13.36) NOM 10 SPACES AT 0.050 = 0.500(1.270 = 12.70)0.230 (5.842) OIA NOM (PEOESTAL) 0.050 (1.270) 0.526 10 SPACES AT (13.35)0.050 = 0.500

0.045

(1.143)





0.050

(1.270)

V44A (REV G)

44-Lead Plastic Chip Carrier (V)
Order Number NS16450V, NS-16450V, INS8250A,
NS16C450V or INS82C50AV
NS Package Number V44A

LIFE SUPPORT POLICY

(1.270 = 12.70)


0.045


(1.143)

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

Physical Dimensions inches (millimeters)





NAGA IREV E

Plastic Dual-In-Line Package (N)
Order Number NS16450N, NS-16450N, INS8250AN,
INS8250AWN, NS16C450N, or INS82C50AN
NS Package Number N40A